Introduction
where m is the effective mass of the electron, V b is the barrier height, T ox is the physical thickness of the gate oxide SiO 2 , K is the dielectric constant of the insulator, and A and B are pre-exponential factors. From this equation, one can observe that the T ox or K is the dominating factor in controlling the direct tunnel current density. The tunneling current density increases dramatically as the SiO 2 becomes thinner. In general, the gate leakage increases 100 times for every 0.5 nm that the SiO 2 is thinned. The gate leakage density is as high as the 10 E 4 Amp/cm 2 range for SiO 2 as thin as 1.1 nm. The high gate leakage increases standby power consumption according to the following equation: P STANDBY = (I subth + I GIDL + I g ).V dd (2) Where: I subth : subthreshold leakage current I GIDL : gate-induced drain leakage current I g : gate leakage V dd : supply voltage On the other hand, Eq. [1] shows that increasing the dielectric constant of an insulator dramatically reduces the direct tunneling current. This is because the gate oxide physical thickness (T ox ) and the dielectric constant K of an insulator are correlated by the equivalent oxide thickness (EOT) defined as EOT = (K SiO2 /K insulator )T insulator (3) where K SiO2 and K insulator are the dielectric constant of SiO 2 and the insulator, respectively, and T insulator is the physical thickness of the insulator. Based on this definition, an insulator material with a five times greater dielectric constant than SiO 2 would require a five times greater physical thickness than SiO 2 to keep the same EOT as SiO 2 . Therefore the tunneling current for a device using this insulator would be orders of magnitude lower than that using SiO 2 because the tunneling leakage current decays exponentially as the insulator becomes thicker.
Fowler nordheim tunneling
When the oxide voltage (V ox ) is greater than the metal/insulator barrier height, the electron tunnels from the metal electrode into the insulator conduction band first and then travels toward the other semiconductor electrode. This is known as the Fowler-Nordheim (FN) tunneling process. The equation for FN tunneling current density is proportional to
where C and D are pre-exponential factors. From this equation, one can observe that the barrier height is the dominating factor in controlling the FN tunnel current density. Table 1 compares the exponent (the product of m, V b , and K) shown in the equations of direct tunneling (low field) and FN tunneling (high field) for insulator materials with different V b and K values. The results show the following: 1. Although oxynitride processed by incorporating nitrogen into SiO 2 was developed to increase the dielectric constant, the reduction of leakage current density is not enough to be used for highly scaled devices such as for the 45 nm technology node. Even for pure nitride (Si 3 O 4 ) shown in the table, the exponent shown in the direct tunneling equation is only about two times greater than that for SiO 2 while the exponent shown in the FN tunneling equation is similar to that of SiO 2 . 2. On the other hand, it is clear that an insulator with a K value of 25 reduces the exponent significantly in the direct tunneling Eq. [1] and more than two times in the FN tunneling Eq. [2] .
Material V b (Volts) K Low Field High Field
SiO 2 3.0 3.9 -6.75 -20 Figure 1 shows a schematic of a MOSFET in which the gate oxide is SiO 2 and the gate electrode is doped polysilicon. Figure 2 shows the equivalent circuit of an MOS capacitor. The total MOS capacitance C g can be expressed as C g -1 = C ox -1 + C s -1 + C p -1 (5) where C ox is the oxide capacitance, C s is the silicon capacitance, and C p is the polysilicon gate electrode depletion capacitance.
Motivation for implementing metal gates for advanced CMOS scaling 1.2.1 SiO 2 /Polysilicon stack
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When the MOSFET is operated in inversion mode, the doped polysilicon gate energy band bending and charge distribution form a thin space-charge region. This results in a finite, bias-dependant value of C p and causes polysilicon depletion. The C p will reduce the value of the C ox for an applied gate voltage (V g ), which, in term, will degrade the MOSFET performance. Although the C p can be reduced by increasing the dopant concentration in the polysilicon gate electrode, a high dopant concentration would result in dopant penetrating the gate oxide and induce a threshold voltage (V t ) instability problem. On the other hand, using a metal gate as the gate electrode could eliminate the polysilicon gate depletion problem without V t instability concern because there is no need for dopant to be incorporated into the gate electrode. Another advantage of a metal gate is that the resistance of the metal gate electrode is less than a polysilicon gate.
High dielectric constant insulator compatibility with gate electrode
The compatibility of polysilicon gate electrodes with high dielectric constant (high-k) insulators raises some concern. Most metal oxides with a high dielectric constant used as a gate insulator react with polysilicon and degrade the gate dielectric. Furthermore, this interaction makes it difficult to control the MOSFET threshold voltage. On the other hand, a metal gate is more compatible with high-k metal oxides. Figure 3 shows the plot of band gap versus dielectric constant for various metal oxides. c. Film Microstructure: Crystalline versus Amorphous For polycrystalline metal oxide, the triple point may generate defects/voids, which will cause a device yield issue. In addition, oxygen, dopant, and impurities diffuse swiftly in the polycrystalline structure primarily through the grain boundary and degrade the electrical properties of the gate stack. Another potential concern is controlling the grain size among small devices and wafers. Amorphous metal oxides can reduce O 2 and dopant diffusion and lower defectivity; however, they usually have a lower dielectric constant than those metal oxides with a polycrystalline structure.
Materials screening of high dielectric constant insulators and metal gates
d. Oxygen Diffusion through the Grain Boundary of Metal Oxide
There is a distinct processing difference between the metal oxides and conventional thermal oxide SiO 2 . Metal oxides are deposited on the silicon substrate instead of thermally grown like SiO 2 . The intrinsic quality of the deposited film is inferior to thermally grown film. A post-deposition anneal under dilute oxygen ambient is necessary for high performance devices. Most metal oxides with a high dielectric constant, however, form a crystalline structure after a relatively high temperature anneal. Therefore the oxygen contained in the ambient of the post-metal oxide deposition anneal diffuses through the grain boundaries of the metal oxides and reacts with silicon substrate, which forms a SiO 2 interfacial layer (IL). e. Impact of the Amorphous Interfacial Layer (IL) on the Overall Dielectric Constant of the Insulator, EOT Scalability, Interfacial Roughness, and MOSFET Mobility The SiO 2 -like interfacial layer reduces the overall dielectric constant of the bi-layer gate dielectric (high-k on top of a SiO 2 IL). The IL is about 1 nm thick, which would make scaling the EOT to less than 1 nm difficult. The interface between the IL and silicon substrate is rougher than the interface between conventional thermally grown SiO 2 and silicon, which may degrade channel carrier mobility and generate interface state defects. Figure 4 shows a transmission electron microscopy (TEM) image of the metal oxide MOS structure and the key concerns about the gate stack.
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f. Possible Mobility Degradation and High Fixed Charge Caused by the High-k Insulator Soft phonons in the metal oxide bonding structure contribute to the high dielectric constant property of metal oxides. Soft phonons are generated by high atomic number atoms resonating in their bonding structures. These phonons make a lattice contribution to the overall polarizability and therefore the high dielectric constant. There is a concern that the mobility of the channel carriers may be degraded by interactions with these soft phonons. [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] These metal oxides have reasonably high dielectric constants and band gaps (see Figure 3 ). Both ZrO 2 and HfO 2 devices have demonstrated a many orders of magnitude reduction in gate leakage with an EOT around 1.0 nm and well-behaved t r a n s i s t o r s . H o w e v e r , t h e y h a v e h i g h O 2 and dopant diffusivity due to their crystalline microstructure. ZrO 2 has a relatively stronger interaction with polysilicon gates than HfO 2 . Figure 6 shows the interfacial layer thickness beneath ZrO 2 increases as the post-deposition anneal temperature increases from 550 to 650°C. Figure 7 shows the x-ray photoelectron spectroscopy (XPS) spectra of the interface between ZrO 2 and the polysilicon gate. The polysilicon gate was deposited in situ on ZrO 2 . XPS reveals that ZrO 2 decomposes into a Zr metal compound when the gate stack is annealed in nitrogen at 950°C under ultra-high vacuum leading to a high gate leakage current. It also shows the formation of interfacial SiO 2 between ZrO 2 and the polysilicon gate during polysilicon deposition. These results suggest a strong interaction between ZrO 2 and SiH 4 during polysilicon deposition at 550 to 620°C.
High
On the other hand, HfO 2 metal oxide is thermodynamically more stable with silicon than ZrO 2 . Figure 8 shows the XPS spectra of the interface between HfO 2 and the polysilicon gate. Unlike the ZrO 2 film, the HfO 2 film remains stable after polysilicon deposition and a post-anneal in nitrogen up to 950°C. b. Metal Silicates (M-Si-O) [19] [20] [21] [22] Adding silicon to metal oxide can maintain the amorphous phase up to a medium temperature such as 800°C depending on the silicon concentration. These metal silicates are thermodynamically stable with the silicon substrate. Figure 9 shows the TEM crosssections of a gate stack composed of ZrSi x O y silicate deposited on a silicon substrate with an aluminum metal electrode. No interfacial layer forms between the zirconium silicate and the silicon substrate after annealing at 800°C for 30 minutes in nitrogen ambient. The interface is atomically sharp, and the film remains amorphous after the anneal. However, there is a possible phase separation with a high temperature anneal and the dielectric constants are lower than metal oxide candidates such as ZrO 2 and HfO 2 .
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High-k dielectric deposition techniques
An important factor in determining the final choice of high-k dielectric is the deposition process, which must be compatible with current CMOS processing, cost, and throughput. In general, there are four major deposition techniques:
• Metal organic chemical vapor deposition (MOCVD) is commonly used, but the C, H, and OH impurities contained in the film are a major concern. • Physical vapor deposition (PVD) is good for evaluating new materials. However, the purity of the target and plasma-induced damage are common concerns. • Molecular beam epitaxy (MBE) is good for interfacial control, but the throughput is rather low.
•
Atomic layer deposition (ALD) has high uniformity control and good conformality. However, throughput is low and the process is sensitive to surface preparation.
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Potential contamination with Cl, C, H, and OH impurities is also a concern. Figure 10 shows a typical ALD process to fabricate metal oxide [23, 24] . In summary, same high-k materials fabricated by different deposition tools, processes, and precursors result in different properties. The final choice of the deposition technique needs to balance cost, throughput, tool reliability, film properties, and device performance and reliability.
High-k gate dielectric device integration issues [17]
a. Device Size Dependence of Gate Current Density Figure 11 shows that the gate current density of the ZrO 2 /polysilicon gate stack has a strong dependence on device size. At 2 V, the leakage current density for the 14 µm NMOS (PMOS) device is 9X (7X) that of a 1.4 µm device. Figure 12 shows the TEM crosssection of the PMOS capacitor with a longer gate length. It is clear that some reactions have occurred at the polysilicon/ZrO 2 interface. The TEM cross-section ( Figure 13 ) shows a nodule extending above and below the polysilicon/ZrO 2 interface. The penetration into ZrO 2 creates a conduction path that results in a high gate leakage current. The longer gate length results in a higher probability that conduction paths will be formed.
1.E-09
1.E-06
1.E-03 Figure 14 shows that no nodule is observed at the edge of the devices. A detailed XTEM analysis found the first nodules located ~ 2-3 µm from the edge of the polysilicon gate. This observation suggests that devices with 4-6 µm or smaller gate lengths are nodulefree. It is proposed that active oxygen diffuses through the metal oxide and grows an oxide (SiO 2 ) at the polysilicon interface ( Figure 15 ). The oxide prevents nodule formation during a high temperature anneal such as a source/drain anneal. Oxidation at the center of large devices is insufficient to prevent the formation of nodules, which cause high leakage current. 
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High-k dielectric summary
Select high-k metal oxides with thin EOTs have demonstrated an orders of magnitude lower gate leakage than SiO 2 . However, it is still a challenge to achieve an EOT thinner than 1.0 nm after transistor fabrication. Degradation in device mobility is observed when using a high-k dielectric. This is more problematic for low EOT applications. Since compatibility with polysilicon gate electrodes is a major concern for some potential metal oxides and metal gate has several advantages, a high-k/metal gate stack is the choice for advanced devices.
Metal gate electrode materials screening 2.2.1 Materials constraints
A key issue for metal gate materials research is controlling the work function of metal gate electrodes after CMOS processing. There are two choices of metal gate implementation. The first type is a single metal electrode with a work function near the mid-gap (~ 4.6 eV) using additional processing or incorporating additional materials to control the work function of CMOS devices. The second type is a dual metal gate electrode with one metal having a work function (4.1 eV) near the conduction band of the silicon substrate (E C ) for NMOS and the other one having work function (~5.2 eV) near the valence band of the silicon substrate (E V ) for PMOS ( Figure 16 ). The metal electrode materials should have thermal, chemical, and mechanical stability with the high-k gate dielectric and surrounding material during CMOS processing. It is desirable to have a metal gate with a low sheet resistance that is compatible with CMOS process integration, either a conventional "gate first" or replacement "gate last" approach. Metallic elements, compounds (nitrides, silicides, carbides, borides, etc.), and solid solutions are possible candidates. Work functions can be obtained from MOSCAPs of various oxide thicknesses using the following equation:
An intersect in the Y-axis of the V fb versus EOT plot is the work function ( Figure 17 ). Table 2 shows the work function values for some potential metal gate electrode candidates. 
Metal electrode material deposition method and film properties
Metal deposition processing parameters and post-deposition processing affect the metal film properties such as resistivity, microstructure (grain size and orientation), stress, and adhesion. Deposition processes such as CVD and PVD are common methods. In general, CVD films provide better conformality and negligible damage compared to PVD films, but the process may incorporate contaminants. Atomic layer deposition (ALD) shows excellent conformality, but throughput is low. Figures 18 and 19 show the impact of the metal gate deposition process on device performance and gate leakage current, respectively. The device with a SiO 2 /PVD TiN metal gate stack results in lower mobility than CVD TiN or polysilicon gated devices. The devices with a SiO 2 /PVD TiN gate stack result in a 100X higher gate leakage current than devices fabricated with CVD and ALD. www.intechopen.com
Metal gate device integration issues
The dual metal gate approach that needs different metal gate materials for NMOS and PMOS, respectively, increases process complexity dramatically. Contamination (mostly from CVD) and plasma damage (mostly from PVD) affect gate device parameters such as Q f , D it , V t stability, and gate oxide integrity. Another concern with metal gates is poor oxidation resistance. The etchability of metal materials, especially selectivity to metal oxides, is a key area for process development. a. Conventional "Gate First" CMOS Integration Conventional gate first integration involves the ability to etch the gate material. For example, Figure 20 shows a nitride/W/TiN gate electrode stack on top of gate oxide. The gate electrode materials must be protected from oxidation or attack by wet chemicals. The gate electrode materials must also be stable with their surrounding materials during high temperature steps. These requirements may limit the choices of materials for metal gate materials along with alternative high-k dielectrics. c. Summary A single metal gate with a mid-gap work function may not be able to achieve a low MOSFET threshold voltage and boost performance; however, it has potential for fully depleted silicon-on-insulator (FDSOI) applications. Dual metals with work functions similar to n + polysilicon and p + polysilicon pose significant integration challenges. Thermodynamic and mechanical stability is an important issue in the choice of metal gate materials. Both the gate first and gate last integration have advantages and disadvantages. The final choice of integration scheme will be decided by performance, yield, and cost.
Device characteristics using High-k/Metal Gate (HKMG) stack
Impact of defects in the HKMG stack on device performance and reliability
As mentioned in section 2.1.1.d, the deposited high-k gate dielectric contains a high defect density in the bulk even after a post-deposition anneal (PDA). The quality of the interface between the silicon substrate and interfacial layer (IL) is not as good as the interface between silicon and conventional thermally grown gate oxide SiO 2 . A TEM cross-section of the HKMG gate stack, shown in Figure 21 , highlights the different regions of the gate stack. The defects in the bulk of the high-k gate dielectric and at the interface between the silicon substrate and IL have a significant impact on device performance and reliability, such as threshold voltage stability. As discussed in Section 2.1.2.a.iii, the best candidate for a high-k dielectric is Hf-based metal oxide. Therefore the following discussion is based on HfO 2 /metal gate stacks. 
Si/IL interface improvement -stressed relaxed pre-oxide [31]
Depositing high-k on top of thick, high quality, thermally grown SiO 2 , taking the advantage of its better interface quality, is not desirable because we need a thin gate dielectric to increase transistor speed. To solve this problem, a stress relieved pre-oxide (SRPO) process has been developed to improve the interfacial properties between the high-k dielectric and silicon substrate while maintaining the required thinness to meet the speed enhancement requirement for integrated circuits. The experiment discussed here is as follows. The SRPO is formed by growing a relatively thick thermal oxide with a high temperature anneal (higher than the SiO 2 glass flow temperature of ~ 980°C) for stress relief followed by etching the thermal oxide back to 10 Å using a diluted 700:1 hydrofluoric acid: H 2 O solution. The HfO 2 is then deposited by ALD. After the high-k dielectric undergoes a PDA, a TaSiN metal gate is deposited. A commercial CMOS process technology with a source/drain anneal at 1000°C was used to fabricate metal gate/high-k stack nMOSFETs on bulk silicon [32] . Fig. 22 compares the threshold voltage (V t ) shift under constant voltage stress for the control split using the standard process (an RCA clean followed by ALD HfO 2 with a TaSiN metal gate) and the new SRPO process with a TaSiN/HfO 2 gate stack for short channel devices (W/L = 10 µm/0.15 µm). The SRPO with a TaSiN/HfO 2 stack results in a 3X smaller V t shift than the standard process. These results suggest that devices with the standard process suffer process-induced gate edge damage during transistor fabrication, which increases the V t shift due to greater trap generation. The process-induced gate edge damage is reduced significantly when using SRPO due to the high quality interfacial layer under the HfO 2 , which suppresses interface trap and border trap generation during constant voltage stress. To assess process-induced gate edge damage, the charge pumping current was measured on short channel devices using a pulse string with a fixed base level and varying pulse heights [33] under drain or source bias to detect local charge at the gate edge. The results show less interface and border state trap density for HfO 2 /SRPO devices than for HfO 2 /RCA devices. The stressed charge pumping results clearly show that the SRPO pre-treatment is much more robust than the RCA pre-treatment under process-induced local charge generation near gate edges. Fig. 23 shows that the normalized transconductance (G m ) of TaSiN-gated short channel devices with SRPO is higher than the standard pre-treatment due to better interface properties with the SRPO process. The fundamental difference between a chemical oxide formed after an RCA clean and SRPO is as follows. The quality of the chemical oxide is poor and has a lower density than thermally grown SiO 2 . It is susceptible to processinduced gate damage. On the other hand, for thermally grown SiO 2 , a mechanical stress builds up as the SiO 2 becomes thicker during oxidation caused by the molar volume mismatch between Si and SiO 2 and their different expansion coefficients. The stress degrades the Si-O bonding configuration near the interface between SiO 2 and the silicon substrate. The quality of the sub-oxide layer underneath the bulk SiO 2 is poor. It is therefore important to relieve the stress build-up during oxidation to have a high quality sub-oxide. Annealing the oxide at a temperature higher than the SiO 2 glass flow temperature (~980°C) allows the SiO 2 to "flow" and the bonding configuration near the interface to be rearranged, improving the sub-oxide quality. The SRPO process grows a relatively thick thermal oxide during a high temperature (~ 980°C) anneal, resulting in a high quality sub-oxide followed by an etch back to 10 Å using a diluted HF solution. The 10 Å SiO 2 serving as a pre-oxide before high-k deposition thus becomes a high quality film. Excellent cross-wafer inversion T ox uniformity is demonstrated using the SRPO pretreatment for an array of twenty-eight 10 µm × 10 µm (W/L) devices as shown in Fig. 24 . 
Si/IL interface improvement -deuterium incorporation [34]
The other approach to improve interface robustness is to incorporate deuterium into the interface between the silicon substrate and IL because the Si-D bonds are much harder to break than Si-H bonds. One effective way to incorporate deuterium is to use D 2 O instead of H 2 O as the oxidant precursors during ALD [34] . Introducing deuterium in situ during ALD is an effective way to passivate the Si dangling bonds because it does not require the preexisting hydrogen to be replaced. Hydrogen can be introduced easily from the processes after high-k gate dielectric deposition. Fig. 25 compares the threshold shift for nMOSFETs under positive bias stressing at 25°C and 125°C. A significant reduction in V t shift is observed for D 2 O-processed HfO 2 devices. The presence of deuterium at the interface is supported by the low energy secondary ion mass spectroscopy (SIMS) analysis (Fig. 26) , which reveals a spike of deuterium at the 7E17 at/cm 3 level. To improve the depth resolution of SIMS, we used 100 Å D 2 O-processed HfO 2 to prepare the test wafers. The SIMS analysis of another sample prepared by using 100 Å H 2 O-processed HfO 2 shows no deuterium at the bottom interface. 
Fluorine passivation coupled with SRPO [35]
In addition to the defects at the interface, defects contained in the bulk HfO 2 will degrade device reliability and performance. Incorporating fluorine into the bulk HfO 2 and interfaces can passivate the defects, thus improving the device robustness and speed. Combining SRPO interface engineering and defect passivation with fluorine in a high-k/Ta x C y stack showed excellent V t stability [35] . The positive bias temperature instability (PBTI) time to failure (TTF)-lifetime extraction using stress voltages in the direct tunneling regime is shown in Fig. 27 . Fluorinated devices exceed the V t TTF lifetime target (<30 mV Vt shift in 10 years at 105°C for V dd = 1 V) with a sufficient margin and reveal about a four orders of magnitude longer PBTI lifetime than the control that does not incorporate fluorine. SIMS analysis results confirmed the incorporation of fluorine at the interfaces and bulk high-k [35] , which is expected to reduce the defect density and thus reduce charge trapping. It has been shown that oxygen vacancies are the major defects in the bulk HfO 2 [36] . Table 3 shows the results of atomistic calculations of the formation energies of fluorine-passivated oxygen vacancies in the bulk of the Hf-based high-k using density functional theory (DFT) [37, 38] as implemented in the local orbital SIESTA code [39] . The results show that the fluorine passivation of threefold (V3) or fourfold (V4) oxygen vacancies is energetically favorable and can therefore lead to less trapping. Fig. 28 shows the structure used to calculate a fluorine atom at a V3 site. The structure of the fluorine-passivated V4 defect (not shown) is similar. To electrically support the bulk trap density reduction from fluorine incorporation, stress-induced leakage current (SILC) was measured. Fig. 29 compares the SILC of fluorinated devices with the control. Fluorine incorporated in the bulk reduces the SILC significantly. The results are consistent with bulk defect passivation by incorporating fluorine. Finally, Fig. 30 shows the gate leakage for the fluorinated high-k/Ta x C y stack devices is over 4 orders of magnitude lower than that of silicon oxynitride. The CETinv is the sum of EOT and the quantum mechanical effect in the silicon substrate, which is around 0.4 nm.
Reaction Energy Gain (eV) F Coordination # F Charge
Hf-V3-Hf + F(interstitial) → Hf-F-Hf -7.66 3 7.18
Hf-V4-Hf + F(interstitial) → Hf-F-Hf -7.66 3-4 7.18 
Threshold voltage turning 3.2.1 Effective work function of metal gates
In an nMOSFET device, threshold voltage (V t ) is the voltage at which electrons in the inversion layer formed at the substrate Si/dielectric interface are sufficient to produce a conducting path between the MOSFET source and drain (S/D). In CMOS applications, the effective work function (EWF) of metal gate electrodes is an important parameter as it determines the flatband voltage (V fb ) and, subsequently, the V t of MOSFETs. If no charge is present in the oxide or at the Si/dielectric interface, the V fb equals the work function difference between the gate metal and the semiconductor substrate as shown in Eq. [7] . The work function values shown in Table 2 are based on this simple method. However, the work function of the metal, and thus the V t obtained after the CMOS processing, is likely different from that obtained from Eq. [7] . The work function obtained after the CMOS processing is called the EWF, which determines the final V t of CMOS. A precise measurement of the metal gate EWF is crucial to identifying the optimal electrode material. However, EWF measurements of metal electrodes on high-k dielectrics have shown a dependence on the particular dielectric material and are further complicated by Fermi-level pinning at the high-k/metal interface [40] . Insufficient understanding of metalelectrode systems and their interactions with underlying dielectrics has contributed to inconsistent EWF values. It has further been reported that factors such as specific processing and associated thermal budgets affect the final EWF of high-k/metal electrode systems [41] due to composition variations and the temperature-driven crystalline phase production of metal (metal oxides, metal nitrides, and metal oxynitrides) electrodes. The EWF of metal electrodes on high-k material may be extracted more precisely from MOS capacitors fabricated by depositing and patterning the high-k dielectric and metal gate capacitor structures on a "terraced" oxide layer consisting of incrementally thicker layers of thermally grown SiO 2 [42] . The multiple oxide thicknesses (1.0, 1.5, 2.5, 3.5 nm) on a single wafer are achieved by growing a relatively thick oxide and selectively etching regions with diluted hydrofluoric acid. Complete details of this etch process and evaluated work function results have been described previously [42] . Fig. 31 illustrates the bottom SiO 2 terrace step thickness measurements recorded by spectroscopic ellipsometry (SE) in a diameter scan across the wafer. The wafer image insert in Fig 30 illustrates the concentric thickness bands.
To evaluate metal gate work functions on high-k films, a fixed amount of high-k (~ 2.0 nm) is deposited on the terraced oxide followed by ALD of a 10 nm TiN (or other metal) gate electrode. The EWFs for terraced oxide stacks were extracted using Eq. [7b] [42] , which is a simplified form of the general model given by R. Jha [43] () ()
With the terraced oxide structure, a constant fixed interface charge between the Si substrate and dielectric (Q f ) is maintained across the varying oxide thicknesses, minimizing wafer-towafer variation associated with multiple wafer extraction methods. Q f can be calculated from the slope of the V fb -EOT relationship. The SiO 2 bulk charge term in Ref. [43] can be neglected to simplify the extraction since this bulk charge contribution is far less than that of Q f [44] . The extracted y-axis ordinate intercept value contains the contribution of the metal WF as well as the high-k/SiO 2 interface charge (Q i ) and high-k bulk charge density (ρ b ) terms (t h : high-k physical thickness, t ox : SiO 2 physical thicknesses, t: total physical thickness of high-k/SiO 2 stack; EOT h : high-k EOT; EOT: EOT of high-k/SiO 2 stack, ε h : high-k dielectric constant, ε ox : SiO 2 dielectric constant). The contributions of charges in the high-k on V fb are controlled and can be minimized (~ +50 mV) by using a fixed and thinned high-k film (2-3 nm), thus enabling accurate extraction of the EWF. The resultant terraced oxide capacitors exhibit excellent linear V fb -EOT fits with minimal effects from variations in fixed charge at the Si/SiO 2 interface.
Dielectric capping for work function tuning
Although TaSiN (nMOS), TiN (pMOS), and Ru (pMOS) on HfO 2 have been demonstrated in CMOS integration [45, 46] , the use of dual metal gates must address the significant complexity of optimizing two different metal etch processes. A single metal gate approach for CMOS integration provides several advantages over the dual metal electrode process, specifically a more straightforward integration and less demanding gate etching process www.intechopen.com optimization and control. A single metal gate, however, requires tuning the EWF value to obtain the proper n-and p-type threshold voltage. These tuning efforts have given rise to an extensive study of the impact of capping layer, a thin metal oxide incorporated between the Hf-based high-k dielectrics and metal gates, whereby a single metal gate CMOS process can be implemented with either single or dual cap layer approaches [47] - [52] . Thin cap layers (≤ 1 nm) such as Dy 2 O 3 and Al 2 O 3 deposited on the high-k gate dielectric followed by thermal annealing drives the metal atoms of the cap layer into the high-k layer (and bottom SiO x interface layer). Appropriate control of cap layer doping (depth of diffusion) has tuned the EWF of metal electrodes by dipole formation at the interface between the high-k and bottom interfacial SiO x layer. The EWF of metal electrodes can be shifted toward the valence and conduction bands of Si using AlO x and LaO x capping layers, respectively [52] - [55] . Performance data suggests that AlO x capping is also effective after high temperature processing, indicating that Al atoms need to diffuse to the interface between the HfO 2 and the interfacial SiO 2 layer to shift the EWF [56] . Modulating LaO x within the HfO 2 has been shown to contribute to this EWF shift as a result of La concentration at the SiO x /HfO 2 interface. The relative concentration trends with the amount of EWF shift [57] . Coincident Hf and La EELS element profiles and SIMS profiles in Fig. 32 and Fig. 33 , respectively, verify that La migrates from a La 2 O 3 cap layer into un-annealed HfO 2 [58] . These observations can make the dipole moment formed at the internal interface a more feasible explanation for EWF tuning. Analysis of the energy band diagram of the multilayer dielectric stack suggests that the EWF of the gate stack can be modified by the dipole at the interface between two dielectric layers, typical of the high-k gate stack (i.e., the Si/SiOx/HfO 2 /electrode, where a SiO 2 -like IL is formed). As indicated above, such a dipole layer can be formed by introducing metal ions into the IL near its interface with the high-k film. The electronegativity of the metallic elements with respect to Hf atoms presents a plausible case for a model explaining EWF tuning [59] . Fig. 34 illustrates the effect of a band offset change between the high-k and interfacial oxide induced by incorporating metal ions into the interfacial layer. A metallic element can be incorporated in the IL by diffusion during thermal processing, specifically with a high temperature (~ 1000°C) S/D dopant activation anneal. Based on their electronegativity relative to Hf, metallic elements can generate either "positive" (i.e., Al (Ti)-O-Hf) or "negative" dipoles resulting in a higher or lower EWF, respectively. Furthermore, ab initio calculations show that the Al-O-Hf dipole results from substituting Al for Si in SiO 2 near its interface with HfO 2, thereby significantly reducing the SiO 2 /high-k valence band offset and thus effectively increasing the EWF [60] . In nFETs, La is found to be the most effective dopant based on its overall effect on V t , EOT scaling, mobility, and reliability [50, 53, 54 ]. An Al 2 O 3 cap has been widely used for pFETs, but it increased the EOT [52] (since it has a relatively lower dielectric constant value) as well as raises reliability concerns due to Al diffusing into the interfacial oxide layer [52] . In addition, the V fb -EOT roll-off phenomenon (see next section) was observed in Al 2 O 3 -capped gate stacks, making it even more difficult to achieve a proper V fb (V t ) for pMOS.
V fb -EOT Roll-Off
When gate stack film systems consisting of a metal electrode, high-k dielectric, and SiO 2 IL were used in devices of practical interest with scaled EOTs, their V fb values at thin gate stacks were found to be significantly less than those obtained in test structures with thicker gate stacks. This is most remarkable in gate stacks with high EWFs [61] , as seen in Fig. 35 showing a grand plot of V fb vs. EOT in pMOSCAPs with various metal gates fabricated on terraced oxide structures. The V fb roll-off starts at a certain minimal thickness of the SiO 2 IL and increases as the SiO 2 becomes thinner. One can clearly see a gradual reduction of V fb as the gate stack EOT scales below a certain value. It is more prominent in gate stacks annealed at higher temperatures and/or for a longer anneal time. This V fb -EOT roll-off phenomenon is a thermally activated process that suggests an intrinsic relation to the EWF values of the gate stack and/or the change in electrical integrity of the physically scaled bottom interface layer. The likely root cause of the V fb -EOT roll-off problem in HKMG devices is the oxygen vacancies in the high-k stack, which trigger the generation of defects at the bottom of the SiO 2 /Si interface. Therefore processes that can minimize the oxygen vacancy density in the high-k bulk and/or enhance the robustness of the SiO 2 /Si interface are critical to reducing the V fb -EOT roll-off in advanced HKMG devices. From the point of view of interface quality, stress in the transitional region of the SiO 2 interfacial layer enhances the diffusion of oxygen up from the interface, which makes the V t roll-off problem more severe. Therefore a stress-relieved SiO 2 /Si interface is desirable to minimize V t roll-off. The SRPO process, deuterium incorporation, and the combination of SRPO with defect passivation with fluorine (see section 3.1.3) are effective approaches to minimize the V fb -EOT roll-off problem. Indeed, F+ implanted in the gate stack with 1 nm SiO 2 under 2 nm HfSiOx followed by a 1000°C/10 sec. anneal [62] significantly reduces the roll-off (Fig. 36 ).
Conclusion
The high-k/metal gate stack has been used for high performance and low power semiconductor products replacing the SiO 2 /polysilicon stack, which has been used for decades. The motivation for this replacement as well as materials screening for the highk/metal gate stack have been discussed. Two major advantages of implementing HKMG stacks are that they contribute to reducing the gate leakage current and scaling the EOT of advanced CMOS. Progress in high-k/metal gate device threshold voltage tuning, including an evaluation of capping layers, has also been presented. While nMOS V t is acceptable for various applications of Si CMOS devices, achieving a targeted pMOS V t is still challenging due to V fb -EOT roll-off issues. Approaches to minimize the pMOS V fb -EOT roll-off problem have been outlined. Clearly, CMOS scaling will continue to provide opportunities for exciting research in high-k/metal gate modules in the future.
